

US009411394B2

(12) United States Patent

Younger et al.

(10) Patent No.:

US 9,411,394 B2

(45) **Date of Patent:**

*Aug. 9, 2016

(54) PHY BASED WAKE UP FROM LOW POWER MODE OPERATION

(71) Applicant: Seagate Technology LLC, Cupertino, CA (US)

(72) Inventors: Scott Thomas Younger, Shakopee, MN

(US); Thomas John Skaar, Eagan, MN (US); Anthony L. Priborsky, Lyons, CO (US); Eric James Behnke, Boulder, CO (US)

CO (US)

(73) Assignee: Seagate Technology LLC, Cupertino,

CA (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35 U.S.C. 154(b) by 442 days.

This patent is subject to a terminal disclaimer.

(21) Appl. No.: 13/844,580

(22) Filed: Mar. 15, 2013

(65) **Prior Publication Data**

US 2014/0281626 A1 Sep. 18, 2014

(51) Int. Cl.

G06F 1/00 (2006.01) **G06F 1/32** (2006.01)

(52) U.S. Cl.

(58) Field of Classification Search

CPC ... G06F 1/3203; G06F 1/3215; G06F 1/3268; G06F 1/3287

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

5,544,138	A	8/1996	Bajorek et al.
5,920,726	A	7/1999	Anderson
6,401,193	B1	6/2002	Afsar et al.
6,665,802	B1 *	12/2003	Ober G06F 1/26
			713/320
6,720,673	B2	4/2004	Blanco et al.
6,795,876	B1	9/2004	Solomon
7,017,078	B2	3/2006	Frimout
(Continued)			

OTHER PUBLICATIONS

Lee, et al., "A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O5_x/TaO2_x bilayer structures," Nature Materials, Jul. 10, 2011, pp. 1-6, DOI: 10.1038/NMAT3070; Macmillan Publishers Limited.

Primary Examiner — Mohammed Rehman
Assistant Examiner — Gayathri Sampath

(74) Attorney, Agent, or Firm — Hall Estill Attorneys at Law

(57) ABSTRACT

Apparatus and method for supplying electrical power to a device. A system on chip (SOC) integrated circuit includes a first region having a processing core and a second region characterized as an always on domain (AOD) power island having a power control block with an energy detector coupled to a host input line. First and second power supply modules respectively supply power to the first and second regions. The second power supply module includes a main switch between the first power supply module and a host input voltage terminal. The power control block opens the main switch to enter a low power mode during which no power is supplied to the first region, and the power control block closes the main switch to resume application of power to the first region responsive to the energy detector detecting electrical energy on the host input line.

20 Claims, 5 Drawing Sheets

